Timeline for What does it mean for SBUS to be an inverted protocol?
Current License: CC BY-SA 4.0
9 events
when toggle format | what | by | license | comment | |
---|---|---|---|---|---|
Apr 21, 2020 at 4:26 | history | edited | Jacob B♦ | CC BY-SA 4.0 |
fixed grammar and spelling
|
Apr 18, 2020 at 3:41 | comment | added | tuskiomi | To be clear, UART / Serial uses NRZ encoding, where as SBUS uses NRZ-I? | |
Apr 16, 2020 at 13:27 | comment | added | bingo-fuel | The STM32 F4 variant launched 2011, F3 in 2012. So the number is a name and not a version number that is incremented with each release. You can find the complete list on wikipedia: en.wikipedia.org/wiki/STM32#STM32_F3 | |
S Apr 16, 2020 at 11:21 | history | suggested | FlashCactus | CC BY-SA 4.0 |
clarify wording a bit, add note about inverter chip possibly being a single transistor.
|
Apr 16, 2020 at 10:59 | review | Suggested edits | |||
S Apr 16, 2020 at 11:21 | |||||
Apr 15, 2020 at 4:01 | comment | added | Luca Scheuer | The reason F4s do not have it, but F3 and F7 microcontrollers do have it is because F3 and F7 chips are newer. | |
Apr 14, 2020 at 21:45 | review | First posts | |||
Apr 15, 2020 at 8:15 | |||||
Apr 14, 2020 at 21:44 | vote | accept | ifconfig♦ | ||
Apr 14, 2020 at 21:42 | history | answered | tavis | CC BY-SA 4.0 |